 chloe
|
6472e67fe2
|
ptos: pool: Add pool allocator groundwork
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 23:40:24 +00:00 |
|
|
chloe
|
895521c510
|
ptos: Initialize per-processor pool regions
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-13 18:35:39 -04:00 |
|
|
chloe
|
7a8fbe7025
|
ptos/amd64: cpu: Add HalKpcrCurrent()
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-13 18:13:25 -04:00 |
|
|
chloe
|
6969e90db6
|
ptos/amd64: msr: Update include
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-13 18:09:15 -04:00 |
|
|
chloe
|
9d7e9002ec
|
ptos: ex: Add pool allocator header groundwork
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 21:53:14 +00:00 |
|
|
chloe
|
2a06fd18ce
|
ptos: mm: Protect PFDs with lock
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 04:17:25 +00:00 |
|
|
chloe
|
a40f3dc2ea
|
ptos: ke: Add spinlock impl
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 04:05:00 +00:00 |
|
|
chloe
|
7fb0e4e88c
|
ptos: hal: Return proper type in HalCpuAswap()
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 04:04:32 +00:00 |
|
|
chloe
|
5b12cc0bd7
|
ptos/amd64: prim: Fix typo
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 04:04:10 +00:00 |
|
|
chloe
|
2081b15219
|
ptos/amd64+hal: intr: Add IRQL managmenet
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-13 03:54:22 +00:00 |
|
|
chloe
|
b1f30e1f72
|
ptos/amd64: cpu: Add high-level interrupt registration
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-12 23:23:43 -04:00 |
|
|
chloe
|
048c479cd7
|
ptos: mm: Add page allocation helpers
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 22:26:59 +00:00 |
|
|
chloe
|
f543f28bf0
|
ptos: mm: Add virtual address descriptor allocation
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 19:20:15 +00:00 |
|
|
chloe
|
8221e33395
|
ptos: vad: Add VAD insertions and create VALLOC VADs
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 06:26:18 +00:00 |
|
|
chloe
|
03c7b160e8
|
ptos: mm: Add missing NULL checks
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 06:23:18 +00:00 |
|
|
chloe
|
41706bf188
|
ptos: hal: Add high-level interrupt interface groundwork
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 02:58:45 +00:00 |
|
|
chloe
|
70de440326
|
ptos: mm: Add virtual address descriptor defs
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-12 02:06:07 +00:00 |
|
|
chloe
|
ffe001821c
|
ptos: vm: Initialize valloc range + zero pagemap lvls
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 20:27:07 -04:00 |
|
|
chloe
|
a9f411b750
|
ptos/amd64: mmu: Zero each new pagemap level
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 20:16:37 -04:00 |
|
|
chloe
|
072253dc34
|
ptos: mm: Properly convert pfd to physical in PM
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 20:15:16 -04:00 |
|
|
chloe
|
14afdcf62e
|
ptos: mm: Add high-level page mapping interface
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-11 22:12:37 +00:00 |
|
|
chloe
|
e03a6d0e91
|
ptos/amd64+hal: Add page unmap interface
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 05:18:36 -04:00 |
|
|
chloe
|
770ffe39ac
|
ptos: bugcheck: Reset console attrs after bugcheck
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 05:15:55 -04:00 |
|
|
chloe
|
3593c66e3d
|
ptos/amd64+hal: Add page mapping interface
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 05:15:49 -04:00 |
|
|
chloe
|
7cb153f98c
|
ptos/amd64+hal: Add interrupt handling + P1 KPCR init
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-11 04:46:00 +00:00 |
|
|
chloe
|
0f2d2b9ea5
|
ptos/amd64: lapic: Add Local APIC register defs
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 00:24:46 -04:00 |
|
|
chloe
|
7153b91579
|
ptos/amd64: Add i8254 driver
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 00:23:59 -04:00 |
|
|
chloe
|
9c91a4d8e3
|
ptos/amd64+ke: Add bugcheck support
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 00:21:45 -04:00 |
|
|
chloe
|
686f8daf8b
|
ptos: trace: FmtPrintf -> VFmtPrintf
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-11 00:21:29 -04:00 |
|
|
chloe
|
027074d548
|
ptos/amd64: cpu: Add interrupt descriptor table
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-11 03:08:00 +00:00 |
|
|
chloe
|
cf393eab7b
|
ptos/amd64: frame: Add assembly frame macros
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 22:45:29 -04:00 |
|
|
chloe
|
a29318d24b
|
ptos/amd64: Add trapframe defs
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 22:08:09 -04:00 |
|
|
chloe
|
38d5acbb1a
|
ptos/amd64: Add IDT gate types
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 21:10:47 -04:00 |
|
|
chloe
|
8c0a1da9a8
|
ptos/amd64: Add global descriptor table defs
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 21:10:30 -04:00 |
|
|
chloe
|
abad8f8cfe
|
ptos/amd64+hal: Add processor primitives
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 21:07:24 -04:00 |
|
|
chloe
|
eb009076b2
|
ptos/amd64: mmu: Add virtual address space helpers
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 21:02:57 -04:00 |
|
|
chloe
|
cf7a1b88b2
|
ptos/amd64: mmu: Add MMU related bit defs
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 20:59:56 -04:00 |
|
|
chloe
|
c3ae5ba68d
|
ptos/amd64: tlb: Add TLB operation helpers
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 20:58:44 -04:00 |
|
|
chloe
|
256499fe4c
|
ptos: init: Remove unused include
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 20:56:27 -04:00 |
|
|
chloe
|
c29d8f1964
|
ptos/amd64+hal: Define the virtual address space
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 20:31:16 -04:00 |
|
|
chloe
|
c8e6cfe697
|
ptos: pm: Print usable memory in pretty units
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 19:17:13 -04:00 |
|
|
chloe
|
79bbbc074b
|
ptos: pm: Add frame allocation and reclamation
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 19:07:11 -04:00 |
|
|
chloe
|
92f4720898
|
ptos: vm: Add virtual memory related macros
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 19:06:53 -04:00 |
|
|
chloe
|
1c5e14f250
|
ptos: bpal: Add helper to get kernel load base
Signed-off-by: Chloe M <chloe@yiffware.org>
|
2026-07-10 19:05:23 -04:00 |
|
|
chloe
|
27b9d726ff
|
ptos: mm: Add physical memory groundwork
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 18:26:29 -04:00 |
|
|
chloe
|
5026a758ec
|
ptos: bootvid: Fix indentation
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 18:25:35 -04:00 |
|
|
chloe
|
7aa3c946a3
|
ptos: pm: Add page frame conversion helpers
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 18:05:21 -04:00 |
|
|
chloe
|
050221a0de
|
ptos: hal: Add machine specific page information
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 18:05:08 -04:00 |
|
|
chloe
|
128060dca0
|
ptos: bpal: Add memory map interface
Signed-off-by: Chloe M. <chloe@mensia.org>
|
2026-07-10 20:16:46 +00:00 |
|
|
chloe
|
1dd997b894
|
ptos/amd64: Add model specific register helpers
Signed-off-by: Chloe M <chloe@mensia.org>
|
2026-07-10 15:25:16 -04:00 |
|