Commit Graph

10 Commits

Author SHA1 Message Date
chloe b1f30e1f72 ptos/amd64: cpu: Add high-level interrupt registration
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-12 23:23:43 -04:00
chloe 41706bf188 ptos: hal: Add high-level interrupt interface groundwork
Signed-off-by: Chloe M. <chloe@mensia.org>
2026-07-12 02:58:45 +00:00
chloe e03a6d0e91 ptos/amd64+hal: Add page unmap interface
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-11 05:18:36 -04:00
chloe 3593c66e3d ptos/amd64+hal: Add page mapping interface
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-11 05:15:49 -04:00
chloe 7cb153f98c ptos/amd64+hal: Add interrupt handling + P1 KPCR init
Signed-off-by: Chloe M. <chloe@mensia.org>
2026-07-11 04:46:00 +00:00
chloe abad8f8cfe ptos/amd64+hal: Add processor primitives
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-10 21:07:24 -04:00
chloe eb009076b2 ptos/amd64: mmu: Add virtual address space helpers
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-10 21:02:57 -04:00
chloe c29d8f1964 ptos/amd64+hal: Define the virtual address space
Signed-off-by: Chloe M <chloe@yiffware.org>
2026-07-10 20:31:16 -04:00
chloe 050221a0de ptos: hal: Add machine specific page information
Signed-off-by: Chloe M <chloe@mensia.org>
2026-07-10 18:05:08 -04:00
chloe d21050c1e6 ptos/amd64: platform: Add UART driver + HAL interface
Signed-off-by: Chloe M. <chloe@yiffware.org>
2026-07-10 05:22:51 +00:00